


# FM9 XXXX Intel Discrete GFX

VER : 1A

PWA:

PWB:









## Table of Contents

PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-6	Clarksfield/Auburndale
7-12	PCH
13-14	DDRIII SO-DIMM(204P)
15	Clock Generator
16-22	M92-S2-XT
23	BLANK PAGE
24	LCD CONN / HDMI CONN
25	CRT CONN
26	OZ888GSOL3N
27	BLANK PAGE
28	Express/CRard/1394
29	SIO (ITE8512)
30	FLASH / RTC
31	MINI-Card (WWAN)
32	MINI-Card (WLAN/WPAN)
33	Left PUSB/ESATA
34	Right USB
35	SATA (HDD & CD_ROM)
36	TP / KEYBOARD
37	SWITCH / LED
38	FAN / THERMAL
39	Azelia CODEC
40	AUDIO CONN
41	LAN(RTL8111DL/RJ-45)
42	System Reset Circuit
43	Blank Page
44	1.8V_RUN(RT9018/RT9024)
45	Charger (ISL88731)
46	3V/5V (TPS51427A)
47	1.5_DDR/0.75(TPS51116)
48	1.05V_PCH(TPS51218)
49	1.1_VTT(TPS51218)
50	VGA_M92-XT(MAX8792)
51	V_CORE(ISL62882)
52	Run Power Switch
53	DCin & Batt
54	PAD & SCREW
55	EMI CAP
56	SMBUS BLOCK
57	THERMAL MAP
58	Power Block Diagram
59	XDP





## Power States


POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	24,30,45,46,47,48,49,50,51	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	08,11,29,30	RTC		S0~S5
+3.3V_ALW	+3.3V	08,29,30,35,36,37,42,44,45,46,47,52,53	8051 POWER	ALWON	S0~S5
+5V_ALW2	+5V	37,46,53	LARGE POWER	RUN_ON	S0~S5
+3.3V_LAN	+3.3V	41	LAN POWER	AUX_ON	
+5V_SUS	+5V	11,33,34,35,37,51,52	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	7,09,10,11,13,14,19,24,26,28,29,37,41,42,44,48,49,50,51,52	SLP_S5# CTRLD POWER	SUS_ON	
+1.5V_SUS	+1.8V	03,05,13,14,47,50,52	SODIMM POWER	SUS_ON	
+0.75V_DDR_VTT	+0.9V	13,14,47,52	SODIMM POWER	RUN_ON	
+5V_RUN	+5V	11,18,24,25,35,36,38,39,40,52	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	3,7,8,9,10,11,13,14,15,17,24,25,26,28,29,30,31,32,33,35,37,38,39,40,41,42,46,51,52,59	SLP_S3# CTRLD POWER	RUN_ON	
+1.8V_RUN	+1.8V	05,11,26,44,52	SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	11,18,19,20,28,31,32,52	CALISTOGA/ICH9 POWER	RUN_ON	
+1.8V_RUN_GFX	+1.25V	17,18,21,22,44,52	VGA POWER	RUN_ON	
+VCC_GFX_CORE	+0.9V~+1.2V	18,21,50	VGA POWER	RUN_ON	
+1.05V_PCH	+1.05V	08,09,11,15,48	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.77V	05,51	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	26	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	36	Module Power	MODC_EN	
+5V_HDD	+5V	36	HDD Power	HDDC_EN	
+1.1V_VTT	+1.1V	03,05,10,11,49,59			
+1.1V_GFX_PCIE	+1.1V	18,50			

GND PLANE	PAGE	DESCRIPTION
 GND_CHG	46	
 GND_1.05V	47	
 GND_VGA	50	
 GND_SIGNAL	51	
 AGND_DC/DC	52	
 GND	ALL	

## AUBURNDALE/CLARKSFIELD PROCESSOR (CLK,MISC,JTAG)

SC(V1.0),P17:  
SKTOCC#  
Can be left No Connect  
or tied to GND



	
Título	AUBURNDA 1/4
Tamaño	Documento Number FM09

# AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)

U3031C

13 M\_A\_DQ[63:0] M\_A\_DQ0 A10 SA\_DQ[0] M\_A\_DQ1 C10 SA\_DQ[1] M\_A\_DQ2 C7 SA\_DQ[2] M\_A\_DQ3 A7 SA\_DQ[3] M\_A\_DQ4 B10 SA\_DQ[4] M\_A\_DQ5 D10 SA\_DQ[5] M\_A\_DQ6 E10 SA\_DQ[6] M\_A\_DQ7 A8 SA\_DQ[7] M\_A\_DQ8 D8 SA\_DQ[8] M\_A\_DQ9 F10 SA\_DQ[9] M\_A\_DQ10 E6 SA\_DQ[10] M\_A\_DQ11 F7 SA\_DQ[11] M\_A\_DQ12 E9 SA\_DQ[12] M\_A\_DQ13 B7 SA\_DQ[13] M\_A\_DQ14 F7 SA\_DQ[14] M\_A\_DQ15 C6 SA\_DQ[15] M\_A\_DQ16 H10 SA\_DQ[16] M\_A\_DQ17 G8 SA\_DQ[17] M\_A\_DQ18 K7 SA\_DQ[18] M\_A\_DQ19 J8 SA\_DQ[19] M\_A\_DQ20 G7 SA\_DQ[20] M\_A\_DQ21 G10 SA\_DQ[21] M\_A\_DQ22 J7 SA\_DQ[22] M\_A\_DQ23 J10 SA\_DQ[23] M\_A\_DQ24 L7 SA\_DQ[24] M\_A\_DQ25 M8 SA\_DQ[25] M\_A\_DQ26 M8 SA\_DQ[26] M\_A\_DQ27 L9 SA\_DQ[27] M\_A\_DQ28 L6 SA\_DQ[28] M\_A\_DQ29 K8 SA\_DQ[29] M\_A\_DQ30 N8 SA\_DQ[30] M\_A\_DQ31 P9 SA\_DQ[31] M\_A\_DQ32 AH5 SA\_DQ[32] M\_A\_DQ33 AF5 SA\_DQ[33] M\_A\_DQ34 AK6 SA\_DQ[34] M\_A\_DQ35 AK7 SA\_DQ[35] M\_A\_DQ36 A6 SA\_DQ[36] M\_A\_DQ37 AG5 SA\_DQ[37] M\_A\_DQ38 AJ7 SA\_DQ[38] M\_A\_DQ39 AJ6 SA\_DQ[39] M\_A\_DQ40 AJ10 SA\_DQ[40] M\_A\_DQ41 AJ8 SA\_DQ[41] M\_A\_DQ42 AK10 SA\_DQ[42] M\_A\_DQ43 AK12 SA\_DQ[43] M\_A\_DQ44 AK8 SA\_DQ[44] M\_A\_DQ45 AL7 SA\_DQ[45] M\_A\_DQ46 AK11 SA\_DQ[46] M\_A\_DQ47 AL8 SA\_DQ[47] M\_A\_DQ48 AM6 SA\_DQ[48] M\_A\_DQ49 AM10 SA\_DQ[49] M\_A\_DQ50 AR11 SA\_DQ[50] M\_A\_DQ51 AL11 SA\_DQ[51] M\_A\_DQ52 AM9 SA\_DQ[52] M\_A\_DQ53 AN9 SA\_DQ[53] M\_A\_DQ54 AP12 SA\_DQ[54] M\_A\_DQ55 AM12 SA\_DQ[55] M\_A\_DQ56 AN12 SA\_DQ[56] M\_A\_DQ57 AN12 SA\_DQ[57] M\_A\_DQ58 AM13 SA\_DQ[58] M\_A\_DQ59 AT14 SA\_DQ[59] M\_A\_DQ60 AL13 SA\_DQ[60] M\_A\_DQ61 AT12 SA\_DQ[61] M\_A\_DQ62 AR14 SA\_DQ[62] M\_A\_DQ63 AP14 SA\_DQ[63]

Clarksfield/Auburndale

Channel A DQ[15,32,48,54], DM[5]  
Requires minimum 12mils spacing  
with all other signals, including data signals.

SA\_CLK[0] AA6 M\_A\_CLK0 13  
SA\_CLK[1] AA7 M\_A\_CLK0# 13  
SA\_CKE[0] P7 M\_A\_CKE0 13

SA\_CLK[1] Y6 M\_A\_CLK1 13  
SA\_CLK[1] Y5 M\_A\_CLK1# 13  
SA\_CKE[1] P6 M\_A\_CKE1 13

SA\_CS#[0] AE2 M\_A\_CS0# 13  
SA\_CS#[1] AE8 M\_A\_CS1# 13

SA\_ODT[0] AD8 M\_A\_ODT0 13  
SA\_ODT[1] AF9 M\_A\_ODT1 13

SA\_DM[0] B9 M\_A\_DM0 M\_A\_DM[7:0] 13  
SA\_DM[1] D7 M\_A\_DM1  
SA\_DM[2] H7 M\_A\_DM2  
SA\_DM[3] M7 M\_A\_DM3  
SA\_DM[4] AG6 M\_A\_DM4  
SA\_DM[5] AM7 M\_A\_DM5  
SA\_DM[6] AN10 M\_A\_DM6  
SA\_DM[7] AN13 M\_A\_DM7

SA\_DQS#[0] C9 M\_A\_DQS#0 M\_A\_DQS[7:0] 13  
SA\_DQS#[1] F8 M\_A\_DQS#1  
SA\_DQS#[2] J8 M\_A\_DQS#2  
SA\_DQS#[3] AN9 M\_A\_DQS#3  
SA\_DQS#[4] AH7 M\_A\_DQS#4  
SA\_DQS#[5] AK9 M\_A\_DQS#5  
SA\_DQS#[6] AP11 M\_A\_DQS#6  
SA\_DQS#[7] AT13 M\_A\_DQS#7

SA\_DQS[0] C8 M\_A\_DQS0 M\_A\_DQS[7:0] 13  
SA\_DQS[1] F9 M\_A\_DQS1  
SA\_DQS[2] H9 M\_A\_DQS2  
SA\_DQS[3] M9 M\_A\_DQS3  
SA\_DQS[4] AH8 M\_A\_DQS4  
SA\_DQS[5] AK10 M\_A\_DQS5  
SA\_DQS[6] AN11 M\_A\_DQS6  
SA\_DQS[7] AR13 M\_A\_DQS7

SA\_MA[0] Y3 M\_A\_A0 M\_A\_A[15:0] 13  
SA\_MA[1] W1 M\_A\_A1  
SA\_MA[2] AA8 M\_A\_A2  
SA\_MA[3] AA3 M\_A\_A3  
SA\_MA[4] V1 M\_A\_A4  
SA\_MA[5] AA9 M\_A\_A5  
SA\_MA[6] T1 M\_A\_A6  
SA\_MA[7] Y9 M\_A\_A8  
SA\_MA[8] U6 M\_A\_A9  
SA\_MA[9] AD4 M\_A\_A10  
SA\_MA[10] T2 M\_A\_A11  
SA\_MA[11] U8 M\_A\_A12  
SA\_MA[12] AG8 M\_A\_A13  
SA\_MA[13] T3 M\_A\_A14  
SA\_MA[14] V9 M\_A\_A15

13 M\_A\_BS0 AC3 SA\_BS[0]  
13 M\_A\_BS1 AB2 SA\_BS[1]  
13 M\_A\_BS2 U7 SA\_BS[2]

13 M\_A\_CAS# AE1 SA\_CAS#  
13 M\_A\_RAS# AB3 SA\_RAS#  
13 M\_A\_WE# AE8 SA\_WE#

U3031D

M\_B\_DQ0 B5 SB\_DQ[0] M\_B\_DQ1 A5 SB\_DQ[1] M\_B\_DQ2 C3 SB\_DQ[2] M\_B\_DQ3 B3 SB\_DQ[3] M\_B\_DQ4 E4 SB\_DQ[4] M\_B\_DQ5 A6 SB\_DQ[5] M\_B\_DQ6 A4 SB\_DQ[6] M\_B\_DQ7 C4 SB\_DQ[7] M\_B\_DQ8 D1 SB\_DQ[8] M\_B\_DQ9 D2 SB\_DQ[9] M\_B\_DQ10 F2 SB\_DQ[10] M\_B\_DQ11 F1 SB\_DQ[11] M\_B\_DQ12 C2 SB\_DQ[12] M\_B\_DQ13 F5 SB\_DQ[13] M\_B\_DQ14 F3 SB\_DQ[14] M\_B\_DQ15 G4 SB\_DQ[15] M\_B\_DQ16 H6 SB\_DQ[16] M\_B\_DQ17 G2 SB\_DQ[17] M\_B\_DQ18 J6 SB\_DQ[18] M\_B\_DQ19 J3 SB\_DQ[19] M\_B\_DQ20 G1 SB\_DQ[20] M\_B\_DQ21 G5 SB\_DQ[21] M\_B\_DQ22 J2 SB\_DQ[22] M\_B\_DQ23 J1 SB\_DQ[23] M\_B\_DQ24 J5 SB\_DQ[24] M\_B\_DQ25 K2 SB\_DQ[25] M\_B\_DQ26 L3 SB\_DQ[26] M\_B\_DQ27 M1 SB\_DQ[27] M\_B\_DQ28 K5 SB\_DQ[28] M\_B\_DQ29 K4 SB\_DQ[29] M\_B\_DQ30 M4 SB\_DQ[30] M\_B\_DQ31 N5 SB\_DQ[31] M\_B\_DQ32 AF3 SB\_DQ[32] M\_B\_DQ33 AG1 SB\_DQ[33] M\_B\_DQ34 AJ3 SB\_DQ[34] M\_B\_DQ35 AK1 SB\_DQ[35] M\_B\_DQ36 AG4 SB\_DQ[36] M\_B\_DQ37 AG3 SB\_DQ[37] M\_B\_DQ38 AJ4 SB\_DQ[38] M\_B\_DQ39 AH4 SB\_DQ[39] M\_B\_DQ40 AK3 SB\_DQ[40] M\_B\_DQ41 AK4 SB\_DQ[41] M\_B\_DQ42 AM6 SB\_DQ[42] M\_B\_DQ43 AN2 SB\_DQ[43] M\_B\_DQ44 AK5 SB\_DQ[44] M\_B\_DQ45 AK2 SB\_DQ[45] M\_B\_DQ46 AM4 SB\_DQ[46] M\_B\_DQ47 AM3 SB\_DQ[47] M\_B\_DQ48 AP3 SB\_DQ[48] M\_B\_DQ49 AN5 SB\_DQ[49] M\_B\_DQ50 AT4 SB\_DQ[50] M\_B\_DQ51 AN6 SB\_DQ[51] M\_B\_DQ52 AN4 SB\_DQ[52] M\_B\_DQ53 AN3 SB\_DQ[53] M\_B\_DQ54 AT5 SB\_DQ[54] M\_B\_DQ55 AT6 SB\_DQ[55] M\_B\_DQ56 AN7 SB\_DQ[56] M\_B\_DQ57 AP6 SB\_DQ[57] M\_B\_DQ58 AP8 SB\_DQ[58] M\_B\_DQ59 AT9 SB\_DQ[59] M\_B\_DQ60 AT7 SB\_DQ[60] M\_B\_DQ61 AP9 SB\_DQ[61] M\_B\_DQ62 AR10 SB\_DQ[62] M\_B\_DQ63 AR10 SB\_DQ[63]

Clarksfield/Auburndale

Channel B DQ[16,18,36,42,56,57,60,61,62]  
Requires minimum 12mils spacing  
with all other signals, including data signals.

SB\_CLK[0] W8 M\_B\_CLK0 14  
SB\_CLK[0] W9 M\_B\_CLK0# 14  
SB\_CKE[0] M3 M\_B\_CKE0 14

SB\_CLK[1] V7 M\_B\_CLK1 14  
SB\_CLK[1] V6 M\_B\_CLK1# 14  
SB\_CKE[1] M2 M\_B\_CKE1 14

SB\_CS#[0] AB8 M\_B\_CS0# 14  
SB\_CS#[1] AD6 M\_B\_CS1# 14

SB\_ODT[0] AC7 M\_B\_ODT0 14  
SB\_ODT[1] AD1 M\_B\_ODT1 14

SB\_DM[0] D4 M\_B\_DM0 M\_B\_DM[7:0] 14  
SB\_DM[1] E1 M\_B\_DM1  
SB\_DM[2] H3 M\_B\_DM2  
SB\_DM[3] K1 M\_B\_DM3  
SB\_DM[4] AH1 M\_B\_DM4  
SB\_DM[5] AL2 M\_B\_DM5  
SB\_DM[6] AR4 M\_B\_DM6  
SB\_DM[7] AT8 M\_B\_DM7


SB\_DQS#[0] D5 M\_B\_DQS#0 M\_B\_DQS[7:0] 14  
SB\_DQS#[1] E4 M\_B\_DQS#1  
SB\_DQS#[2] L4 M\_B\_DQS#2  
SB\_DQS#[3] L4 M\_B\_DQS#3  
SB\_DQS#[4] AH2 M\_B\_DQS#4  
SB\_DQS#[5] AL4 M\_B\_DQS#5  
SB\_DQS#[6] AR5 M\_B\_DQS#6  
SB\_DQS#[7] AR8 M\_B\_DQS#7

SB\_DQS[0] C5 M\_B\_DQS0 M\_B\_DQS[7:0] 14  
SB\_DQS[1] E3 M\_B\_DQS1  
SB\_DQS[2] H4 M\_B\_DQS2  
SB\_DQS[3] M5 M\_B\_DQS3  
SB\_DQS[4] AG2 M\_B\_DQS4  
SB\_DQS[5] AL5 M\_B\_DQS5  
SB\_DQS[6] AP5 M\_B\_DQS6  
SB\_DQS[7] AR7 M\_B\_DQS7

SB\_MA[0] U5 M\_B\_A0 M\_B\_A[15:0] 14  
SB\_MA[1] V2 M\_B\_A1  
SB\_MA[2] T5 M\_B\_A2  
SB\_MA[3] V3 M\_B\_A3  
SB\_MA[4] R1 M\_B\_A4  
SB\_MA[5] T8 M\_B\_A5  
SB\_MA[6] R2 M\_B\_A6  
SB\_MA[7] R6 M\_B\_A7  
SB\_MA[8] R4 M\_B\_A8  
SB\_MA[9] R5 M\_B\_A9  
SB\_MA[10] AB5 M\_B\_A10  
SB\_MA[11] P3 M\_B\_A11  
SB\_MA[12] R3 M\_B\_A12  
SB\_MA[13] AF7 M\_B\_A13  
SB\_MA[14] P5 M\_B\_A14  
SB\_MA[15] N1 M\_B\_A15




## AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)



## AUBURNDALE/CLARKSFIELD PROCESSOR (POWER)

## AUBURNDALE/CLARKSFIELD PROCESSOR( RESERVED, CFG)



CFG4 R835 3.01K/F NC


CFG0 R836 3.01K/F NC

CFG3 R837 3.01K/F

CFG7 R838 3.01K/F NC


PCIE LANE is Lane Numbers Reversed

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed






# IBEX PEAK-M (DMI,FDI,GPIO)



# IBEX PEAK-M (LVDS,DDI)




Title IBEX PEAK-M 2/6		
Size FM9	Document Number	Rev 1A
Date: Thursday, February 26, 2009	Sheet 7	of 64









**IBEX PEAK-M (PCI-E, SMBUS, CLK)**

U30358




# IBEX PEAK-M (GPIO,VSS\_NCTF,RSVD)



**BMBUS#:**  
If not used, require a weak pull-up (8.2- 10 kΩ) to Vcc3.3.  
CRB(V1.0)P28: it has 1K PU and 100 ohm on this net for validation purpose.



**BMBUS#:(Intel feedback)**  
Follow CRB checklist, 1K is for intel BIOS validation purpose.


## IBEX PEAK-M (POWER)




Title			
IBEX PEAK-M 5/6			
Size	Document Number	Rev	
	FM9	1A	
Date:	Thursday, February 26, 2009	Sheet	11 of 64

IBEX PEAK-M (GND)












Realtek: 0.1uFx6pcs, 22uFx1pcs  
IDT: 0.1uFx5pcs, 10uFx1pcs



Place the 33 ohm resistors close to the CK 505


Add capacitor pads for improving WWAN.




PIN 30	CPU_0	CPU_1
0 (default)	133MHz	133MHz
1 (0.7V-1.5V)	100MHz	100MHz

CPU\_SEL:  
SLG date sheet (V0.2) P15:  
High Voltage: Min 0.7V, Max 1.5V.  
Low Voltage: Min Vss-0.3V, Max 0.35V.  
Realtek date sheet(V1.2) P11:  
High Voltage: Min 0.7V, Max 1.5V.  
Low Voltage: Min Vss-0.3V, Max 0.35V.  
IDT date sheet(V0.7) P10:  
High Voltage: Min 0.7V, Max 1.5V.  
Low Voltage: Min Vss-0.3V, Max 0.35V.

Place within 0.5" of CLKGEN



Realtek: 0.1uFx3pcs, 22uFx1pcs  
IDT: 0.1uFx2pcs, 10uFx1pcs



HP: 10u x2pcs

Place each 0.1uF cap as close as possible to each VDD IO pin. Place the 10uF caps on the VDD\_IO plane.

+VDDIO\_CLK:  
SLG date sheet (V0.2) P15: Min 1.05V, Max 3.465V.  
Realtek date sheet(V1.2) P11: Min 1.05V, Max 3.3V.  
IDT date sheet(V0.7) P10: Min 0.9975V, Max 3.465V.



3 PCIE\_MTX\_GRX\_P0..15]
3 PCIE\_MTX\_GRX\_N0..15]

3 PCIE\_MRX\_GTX\_P0..15]
3 PCIE\_MRX\_GTX\_N0..15]

PCIE\_MTX\_GRX\_P0 AF30 PCIE\_RX0P
PCIE\_MTX\_GRX\_N0 AE31 PCIE\_RX0N
PCIE\_MTX\_GRX\_P1 AE29 PCIE\_RX1P
PCIE\_MTX\_GRX\_N1 AD28 PCIE\_RX1N
PCIE\_MTX\_GRX\_P2 AD30 PCIE\_RX2P
PCIE\_MTX\_GRX\_N2 AC31 PCIE\_RX2N
PCIE\_MTX\_GRX\_P3 AC29 PCIE\_RX3P
PCIE\_MTX\_GRX\_N3 AB28 PCIE\_RX3N
PCIE\_MTX\_GRX\_P4 AB30 PCIE\_RX4P
PCIE\_MTX\_GRX\_N4 AA31 PCIE\_RX4N
PCIE\_MTX\_GRX\_P5 AA29 PCIE\_RX5P
PCIE\_MTX\_GRX\_N5 Y28 PCIE\_RX5N
PCIE\_MTX\_GRX\_P6 Y30 PCIE\_RX6P
PCIE\_MTX\_GRX\_N6 W31 PCIE\_RX6N
PCIE\_MTX\_GRX\_P7 W28 PCIE\_RX7P
PCIE\_MTX\_GRX\_N7 V28 PCIE\_RX7N
PCIE\_MTX\_GRX\_P8 V30 PCIE\_RX8P
PCIE\_MTX\_GRX\_N8 U31 PCIE\_RX8N
PCIE\_MTX\_GRX\_P9 U29 PCIE\_RX9P
PCIE\_MTX\_GRX\_N9 T28 PCIE\_RX9N
PCIE\_MTX\_GRX\_P10 T30 PCIE\_RX10P
PCIE\_MTX\_GRX\_N10 R31 PCIE\_RX10N
PCIE\_MTX\_GRX\_P11 R29 PCIE\_RX11P
PCIE\_MTX\_GRX\_N11 P28 PCIE\_RX11N
PCIE\_MTX\_GRX\_P12 P30 PCIE\_RX12P
PCIE\_MTX\_GRX\_N12 N31 PCIE\_RX12N
PCIE\_MTX\_GRX\_P13 N29 PCIE\_RX13P
PCIE\_MTX\_GRX\_N13 M28 PCIE\_RX13N
PCIE\_MTX\_GRX\_P14 M30 PCIE\_RX14P
PCIE\_MTX\_GRX\_N14 L31 PCIE\_RX14N
PCIE\_MTX\_GRX\_P15 L29 PCIE\_RX15P
PCIE\_MTX\_GRX\_N15 K30 PCIE\_RX15N

PCIE\_TX0P AH30 PCIE\_MRX\_GTX\_C\_P0
PCIE\_TX0N AG31 PCIE\_MRX\_GTX\_C\_N0
PCIE\_TX1P AG29 PCIE\_MRX\_GTX\_C\_P1
PCIE\_TX1N AF28 PCIE\_MRX\_GTX\_C\_N1
PCIE\_TX2P AF27 PCIE\_MRX\_GTX\_C\_P2
PCIE\_TX2N AF26 PCIE\_MRX\_GTX\_C\_N2
PCIE\_TX3P AD27 PCIE\_MRX\_GTX\_C\_P3
PCIE\_TX3N AD26 PCIE\_MRX\_GTX\_C\_N3
PCIE\_TX4P AC25 PCIE\_MRX\_GTX\_C\_P4
PCIE\_TX4N AB25 PCIE\_MRX\_GTX\_C\_N4
PCIE\_TX5P Y23 PCIE\_MRX\_GTX\_C\_P5
PCIE\_TX5N Y24 PCIE\_MRX\_GTX\_C\_N5
PCIE\_TX6P AB27 PCIE\_MRX\_GTX\_C\_P6
PCIE\_TX6N AB26 PCIE\_MRX\_GTX\_C\_N6
PCIE\_TX7P Y27 PCIE\_MRX\_GTX\_C\_P7
PCIE\_TX7N Y26 PCIE\_MRX\_GTX\_C\_N7
PCIE\_TX8P W24 PCIE\_MRX\_GTX\_C\_P8
PCIE\_TX8N W23 PCIE\_MRX\_GTX\_C\_N8
PCIE\_TX9P V27 PCIE\_MRX\_GTX\_C\_P9
PCIE\_TX9N U26 PCIE\_MRX\_GTX\_C\_N9
PCIE\_TX10P U24 PCIE\_MRX\_GTX\_C\_P10
PCIE\_TX10N U23 PCIE\_MRX\_GTX\_C\_N10
PCIE\_TX11P T26 PCIE\_MRX\_GTX\_C\_P11
PCIE\_TX11N T27 PCIE\_MRX\_GTX\_C\_N11
PCIE\_TX12P T24 PCIE\_MRX\_GTX\_C\_P12
PCIE\_TX12N T23 PCIE\_MRX\_GTX\_C\_N12
PCIE\_TX13P P27 PCIE\_MRX\_GTX\_C\_P13
PCIE\_TX13N P26 PCIE\_MRX\_GTX\_C\_N13
PCIE\_TX14P P24 PCIE\_MRX\_GTX\_C\_P14
PCIE\_TX14N P23 PCIE\_MRX\_GTX\_C\_N14
PCIE\_TX15P M27 PCIE\_MRX\_GTX\_C\_P15
PCIE\_TX15N M26 PCIE\_MRX\_GTX\_C\_N15

PCIE\_MRX\_GTX\_P0 0.1U 2 1 C814 10 PCIE\_MRX\_GTX\_C\_P0
PCIE\_MRX\_GTX\_P1 0.1U 2 1 C815 10 PCIE\_MRX\_GTX\_C\_P1
PCIE\_MRX\_GTX\_P2 0.1U 2 1 C816 10 PCIE\_MRX\_GTX\_C\_P2
PCIE\_MRX\_GTX\_P3 0.1U 2 1 C817 10 PCIE\_MRX\_GTX\_C\_P3
PCIE\_MRX\_GTX\_P4 0.1U 2 1 C818 10 PCIE\_MRX\_GTX\_C\_P4
PCIE\_MRX\_GTX\_P5 0.1U 2 1 C819 10 PCIE\_MRX\_GTX\_C\_P5
PCIE\_MRX\_GTX\_P6 0.1U 2 1 C820 10 PCIE\_MRX\_GTX\_C\_P6
PCIE\_MRX\_GTX\_P7 0.1U 2 1 C821 10 PCIE\_MRX\_GTX\_C\_P7
PCIE\_MRX\_GTX\_P8 0.1U 2 1 C822 10 PCIE\_MRX\_GTX\_C\_P8
PCIE\_MRX\_GTX\_P9 0.1U 2 1 C823 10 PCIE\_MRX\_GTX\_C\_P9
PCIE\_MRX\_GTX\_P10 0.1U 2 1 C824 10 PCIE\_MRX\_GTX\_C\_P10
PCIE\_MRX\_GTX\_P11 0.1U 2 1 C825 10 PCIE\_MRX\_GTX\_C\_P11
PCIE\_MRX\_GTX\_P12 0.1U 2 1 C826 10 PCIE\_MRX\_GTX\_C\_P12
PCIE\_MRX\_GTX\_P13 0.1U 2 1 C827 10 PCIE\_MRX\_GTX\_C\_P13
PCIE\_MRX\_GTX\_P14 0.1U 2 1 C828 10 PCIE\_MRX\_GTX\_C\_P14
PCIE\_MRX\_GTX\_P15 0.1U 2 1 C829 10 PCIE\_MRX\_GTX\_C\_P15

PCIE\_MRX\_GTX\_N0 0.1U 2 1 C830 10 PCIE\_MRX\_GTX\_C\_N0
PCIE\_MRX\_GTX\_N1 0.1U 2 1 C831 10 PCIE\_MRX\_GTX\_C\_N1
PCIE\_MRX\_GTX\_N2 0.1U 2 1 C832 10 PCIE\_MRX\_GTX\_C\_N2
PCIE\_MRX\_GTX\_N3 0.1U 2 1 C833 10 PCIE\_MRX\_GTX\_C\_N3
PCIE\_MRX\_GTX\_N4 0.1U 2 1 C834 10 PCIE\_MRX\_GTX\_C\_N4
PCIE\_MRX\_GTX\_N5 0.1U 2 1 C835 10 PCIE\_MRX\_GTX\_C\_N5
PCIE\_MRX\_GTX\_N6 0.1U 2 1 C836 10 PCIE\_MRX\_GTX\_C\_N6
PCIE\_MRX\_GTX\_N7 0.1U 2 1 C837 10 PCIE\_MRX\_GTX\_C\_N7
PCIE\_MRX\_GTX\_N8 0.1U 2 1 C838 10 PCIE\_MRX\_GTX\_C\_N8
PCIE\_MRX\_GTX\_N9 0.1U 2 1 C839 10 PCIE\_MRX\_GTX\_C\_N9
PCIE\_MRX\_GTX\_N10 0.1U 2 1 C840 10 PCIE\_MRX\_GTX\_C\_N10
PCIE\_MRX\_GTX\_N11 0.1U 2 1 C841 10 PCIE\_MRX\_GTX\_C\_N11
PCIE\_MRX\_GTX\_N12 0.1U 2 1 C842 10 PCIE\_MRX\_GTX\_C\_N12
PCIE\_MRX\_GTX\_N13 0.1U 2 1 C843 10 PCIE\_MRX\_GTX\_C\_N13
PCIE\_MRX\_GTX\_N14 0.1U 2 1 C844 10 PCIE\_MRX\_GTX\_C\_N14
PCIE\_MRX\_GTX\_N15 0.1U 2 1 C845 10 PCIE\_MRX\_GTX\_C\_N15

100 MHz (+/-300 ppm) input frequency, 0-0.7 V single-ended swing.
clock must be provided less than 400ns
after CLKREQ# is asserted

9 CLK\_PCIE\_VGA AK30 PCIE\_REFCLKP
9 CLK\_PCIE\_VGA# AK32 PCIE\_REFCLKN

9,26,28,29,31,32,41 PLTRST#

A27

PERSTB
M92-S2M92-XT

M92-S2 XT AJ072800T04 100-CG1675(216-0728004)
M92-S2 AJ072800T03 100-CG1643(216-0728003)


(1.1V)
+PCIE\_VDDC

PCIE\_CALRN AA22 PCIE\_CALRN 2.0K R591
PCIE\_CALRP Y22 PCIE\_CALRP 1.27K R592





Table with 4 columns: Title, Size, Date, Sheet. Title: VGA-M92-XT (PCIe). Size: Document Number FM9. Date: Thursday, February 26, 2009. Sheet: 16 of 64.





MEMORY APERTURE SIZE SELECT				
MEMORY SIZE	CFG3 GP109	CFG2 GP1013	CFG1 GP1012	CFG0 GP1011
128MB		0	0	0
256MB		0	0	1
64MB		0	1	0
512MB		1	0	0




GPIO Straps table	DESCRIPTION OF DEFAULT SETTINGS	Firmware setting
GPIO0	GPIO0 - TX_PWRD_EN (Transmitter Power Savings Enable) 0: 50% Tx output swing (Default setting for Desktop) 1: full Tx output swing (Default setting for Desktop)	0
GPIO1	GPIO1 - TX_DEEMPH_EN (Transmitter De-emphasis Enable) 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	0
GPIO2	GPIO2 - BIF_GEN2_EN (5.0 Gb/s Enable) 0: Default (Driver Controlled Gen2) 1: Strap Controlled Gen2	0
GPIO3	ATI reserved configuration straps.	0
GPIO4	ATI reserved configuration straps.	0
GPIO5	GPIO_5_AC_BATT 0: Battery saving mode = 0.9 V 1: AC (Performance mode) = 3.3 V	0
GPIO6	ATI Internal use only	0




Memory Straps	RAM_TYPE_CFG2	RAM_TYPE_CFG1	RAM_TYPE_CFG0	Quanta PN (QuantaBuy)	Quanta PN (WinBuy)	Vendor PN	31 level PN
800MHz							
512MB(64M*16) Samsung	0	0	1	AKD5LG0T502		K4W1G1646B-HC12	
800MHz							
512MB(64M*16) Hynix	0	1	0	AKD5L2GTW00		H5TQ1G63BFR-12C	



Memory Straps	RAM_TYPE_CFG2	RAM_TYPE_CFG1	RAM_TYPE_CFG0	Quanta PN (QuantaBuy)	Quanta PN (WinBuy)	Vendor PN	31 level PN
800MHz							
512MB(64M*16) Samsung	0	0	1	AKD5LG0T502		K4W1G1646B-HC12	
800MHz							
512MB(64M*16) Hynix	0	1	0	AKD5L2GTW00		H5TQ1G63BFR-12C	










# MEMORY INTERFACE

U32C

## MEMORY INTERFACE




DIVIDER RESISTORS	DDR3
MVREF TO 1.5V	100R
MVREF TO GND	100R






- 19 MDA[83..0] MDA[83..0]
- 19 MAA[12..0] MAA[12..0]
- 19 QSA[7..0] QSA[7..0]
- 19 QSA[7..0] QSA[7..0]
- 19 QDMA[47..0] QDMA[47..0]
- 19 DRAM\_RST# DRAM\_RST#
- 19 A\_BA[2..0] A\_BA[2..0]

## DDR3



Placement has to be close to VRAM






QUANTA COMPUTER

File: VGA-M82-S (VRAM)



Size: Document Number

File: Thursday, February 26, 2009



Sheet: 20 of 84



# TMDP(HDMI) INTERFACE



# LVDS INTERFACE



Title		
VGA-M92-XT (PCIe)		
Size	Document Number	Rev
	FM9	1A
Date:	Thursday, February 26, 2009	Sheet 22 of 64





Title
-------

VGA-M82-S (PCIe)

Size


Document Number FM9
------------------------


Rev	1A
-----	----

Date: Thursday, February 26, 2009

Sheet 23 of 64









MFIO Pin Assignment Table

MFIO	SD8	MS8	XD
00	WP	BS	D7
01	D1	-	D6
02	D0	D1	D5
03	D7	-	D4
04	D6	D5	D3
05	CLK	D0	D2
06	-	-	D1
07	D5	D4	D0
08	CMD	D2	WP#
09	D4	D6	WE#
10	D3	D3	ALE
11	D2	-	CLE
12	-	-	CE#
13	-	D7	RE#
14	-	CLK	R/B#





	A	B	C	D	E
1					
2					
3					
4					



QUANTA  
COMPUTER


Title IEEE 1394		
Size FM9	Document Number	Rev 1A
Date: Thursday, February 26, 2009		
Sheet 27 of 64		

# Express Card/CARD READER




## 1394 CONNECTOR

AS CLOSE AS POSSIBLE TO 1394 CONNECTOR.




\*TPA0P/TPA0N,TPB0P/TPB0N pair trace : As close as possible.  
\*TPA0P/TPA0N,TPB0P/TPB0N pair trace : Same length electrically.









For EC 16Mbit (2M Byte), SPI/  
32Mbit (4M Byte), SPI




For PCH 16Mbit (2M Byte), SPI/  
32Mbit (4M Byte), SPI



## RTC BATTERY



## iTPM ENABLE/DISABLE



TPM Function	R712
Enable	Mount
Disable	NC (Default)




Title Ultra I/O Controller ECE5028

Size Document Number FM9




Date: Thursday, February 26, 2009

Sheet 30 of 64

Rev 1A







## MiniCard WWAN connector




Title: MINI-PCI		
Size: FMS	Document Number: FMS	Rev: 1A
Date: Thursday, February 26, 2009		
Sheet: 31 of 64		

# MiniCard WLAN connector




External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently




Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.

Place ESD diodes as close as USB connector.



Place one 150uF cap by each USB connector.

Each channel is 1A




Need to add control pin to control PUSB charge

Support USBP1 charge function.  
JUSB1 need to add USB\_CHG\_DET# pin wire to EC GPIO to detect USB device.

Side External USBX2


For USPI USB PWR CHARGE, JUSB1 need add USB\_CHG\_DET#



Please put those on the same side of MB PCB

USBx2 & ESATA COMBO & PWR CHARGE

USB BUS SW




(5V)-43.2K-(D+)-49.9K-GND (about 2.68V)  
(5V)-75.0K-(D+)-49.9K-GND (about 2.00V)

CB	EN#	Function
X	H	Disconnect
L	L	COM_=NC_
H	L	COM_=NO_

E-SATA Re-driver

Please put those on the same side of MB PCB


Note: Boost:5dB, Standard SATA:0dB



EN	D0	D1	CH : 0	CH : 1
0	X	X	Standby	Standby
1	0	0	Standard SATA	Standard SATA
1	1	0	Boost	Standard SATA
1	0	1	Standard SATA	Boost
1	1	1	Boost	Boost






Title SERIAL PORT & USB		
Size FMS	Document Number FMS	Rev 1A
Date: Thursday, February 26, 2009	Sheet 33	of 64






Place one 150uF cap by each USB connector.


Each channel is 1A






## SATA Connector.



## 3-axis Fall Sensor (HDD data protector)



## ODD Connector




Title			SATA (HDD&CD_ROM)
Size	Document Number	Rev	
	FMR	1A	
Date:	Thursday, February 26, 2009	Sheet	35 of 64






## Touch Screen Module




- Note:
1. VBUS IND:VBUS indication should be supplied to single the DuoSense to connect According to the USB 2.0 specification. A GND voltage from the host should indicate a connection.
  2. Maximum cable resistance on VCC, GND should be 150m ohm.
  3. FPC cable should support 12MHz USB singles. A tri-state should indicate no connection.



Need check the connector footprint and symbol.





### Battery status.







## Power button Cable




## 3VALW ON POWER LOGIC









1.Place C160 close to EMC1422  
 2.Place C518 to be close to Q51  
 Total capacitance between D+/D- is 2200pF(max)  
 if use 2200pF for C160, then C518 should be dummy



















OTP 85 degree C




EAPD#	NB_MUTE#	TEST_WOOFER_EN	AUD_SPK_ENABLE#	WOOFER_EN
0	0	0	H	L
0	0	1	H	L
0	1	0	H	L
0	1	1	H	L
1	0	0	H	L
1	0	1	H (Disable SPK)	H (Test Woofer)
1	1	0	L (Test SPK)	L (Disable Woofer)
1	1	1	L	H




GAIN1	GAIN2	GAIN
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB



# INTERNAL SPEAKER AMP



# AZALIA (HD) CODEC




QUANTA



COMPUTER

File	Azalia CODEC	Rev	1A
Size	Document Number		
	FMB		
Date	Thursday, February 26, 2009	Sheet	39 of 64





**Headphone Jack**  
**Stereo MIC Jack**







## Array Microphone & Camera




## INTERNAL SUBWOOFER AMP









	1	2	3	4	5
A					
B					
C					
D					

 QUANTA COMPUTER		
Title Battery Selector		
Size	Document Number FM9	Rev 1A
Date: Thursday, February 26, 2009	Sheet 43 of 64	5




+1.8V\_RUN\_GFX for VGA 1.8V  
+1.8V\_RUN for CPU and PCH 1.8V






Continuous current : 13A  
Rds(on) : 18mohm

Continuous current : 13A  
Rds(on) : 18mohm



Title			Charger (MAX8731)
Size	Document Number	Rev	
FM9		1A	
Date:	Thursday, February 26, 2009	Sheet	45 of 64



Title: 3.3V\_ALW / 5V\_ALW(TPS51427A)

Size: FMS


Document Number: FMS


Rev: 1A


Date: Thursday, February 26, 2009


Sheet: 46 of 64





















Title		CPU core (MAX17036)	
Size	Document Number	F49	Rev
Date	Thursday, February 26, 2009	Sheet	51 of 64



### Reserve discharge path







Title  
DCIN,BATT CONNECTOR











Size  
Document Number  
FM9

Rev  
1A


Date: Thursday, February 26, 2009

Sheet 53 of 64

# FOR CPU use





Reserved for EMI.




QUANTA  
COMPUTER

Title		
EMI CAP		
Size	Document Number	Rev
FM9		1A
Date:	Thursday, February 26, 2009	Sheet 55 of 64







# FM9 Power Design Block Diagram 2009/02/25

